会员服务
计算机体系架构( Computer Architecture )
ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
Arxiv
0+阅读 · 4月3日
A Novel Computing Paradigm for MobileNetV3 using Memristor
A Novel Computing Paradigm for MobileNetV3 using Memristor
Arxiv
0+阅读 · 4月3日
Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
Arxiv
0+阅读 · 4月2日
NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
Arxiv
0+阅读 · 3月28日
PIM-LLM: A High-Throughput Hybrid PIM Architecture for 1-bit LLMs
Arxiv
0+阅读 · 3月31日
Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
Arxiv
0+阅读 · 3月24日
TuRTLe: A Unified Evaluation of LLMs for RTL Generation
Arxiv
0+阅读 · 3月31日
Parallel Tempering-Inspired Distributed Binary Optimization with In-Memory Computing
Parallel Tempering-Inspired Distributed Binary Optimization with In-Memory Computing
Arxiv
0+阅读 · 4月3日
Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
Arxiv
0+阅读 · 4月3日
FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
Arxiv
0+阅读 · 4月2日
MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors
Arxiv
0+阅读 · 4月2日
SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
Arxiv
0+阅读 · 3月31日
GigaAPI for GPU Parallelization
Arxiv
0+阅读 · 4月2日
An All-digital 8.6-nJ/Frame 65-nm Tsetlin Machine Image Classification Accelerator
Arxiv
0+阅读 · 4月2日
MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
Arxiv
0+阅读 · 4月2日
参考链接
父主题
计算机科学
子主题
TOCS
IEEE Transactions on Computer-Aided Design of Integrated Circuits And System
中央处理器 (CPU) (计算机体系架构)
微信扫码咨询专知VIP会员
Top